



PRIME 2026

21st International Conference on PhD Research
in Microelectronics and Electronics

21 - 23 September

Berlin, Germany

Organized by Technische Universität Berlin
and Berlin University Alliance



Berlin
University
Alliance

VENUE

Humboldt-Universität Berlin
Main Building
Unter den Linden 6

SPONSORS

Technical



Platinum



Gold




EUROPRACTICE

Welcome Reception





Conference Venue



Venue:

Humboldt-Universität zu Berlin

Rooms:

Talks: **2094, 2095A, 2095B**


Expo, Coffee Break, Lunch: **2093**

Registration: **Löwen Lounge**

Location:

Humboldt-Universität zu Berlin, Main Building
Unter den Linden 6, 10117 Berlin

<https://maps.app.goo.gl/utVaTypaoJRYCuMf6>





We thank our sponsors...

Platinum Sponsors



SYNOPSYS®



Gold Sponsors



Welcome Reception



Technical Sponsors





Program at a Glance

	Time	Room	Event
Monday, September 21	08:00	Lounge	Registration (until approx. 17:00)
	09:00	2094	Opening Ceremony
	09:15	2094	Invited Talk: Halil Cirit, Meta
	10:00	2094	Invited Talk: Uwe Gäbler, Infineon
	10:40	2093	Coffee Break
	11:00	2095A	Session 5A: Analog Circuits I
	11:00	2094	Session 5B: RF Circuits I
	11:00	2095B	Session 5C: Neural Networks and ML I
	13:00	2093	Lunch
	15:00	2094	Invited Talk: Souha Hassine, Siemens EDA
	15:30	2094	Invited Talk: Jidan Al-Eryani, IHP Solutions
	16:00	2095A	Session 7A: Digital Circuits and Systems
	16:00	2095B	Session 7B: Power Circuits I
	16:00	2094	Session 7C: Sensors and Imagers
	18:30		Welcome Reception: River Dinner Cruise (until approx. 21:30)
Tuesday, September 22	08:00	Lounge	Registration (until approx. 17:00)
	09:00	2094	Invited Talk: Maurits Ortmanns, Uni Ulm
	09:40	2094	Invited Talk: Emanuele Depaoli, Synopsys
	10:10	2094	Invited Talk: Harald Devos, Keysight
	10:40	2093	Coffee Break
	11:00	2095A	Session 11A: Neural Networks and ML II
	11:00	2094	Session 11B: RF Circuits II
	13:00	2093	Lunch
	14:00	2094	IEEE CAS Workshop: Life after Tapeout - Careers for Electronics Graduates in the AI Era
	15:00	2094	Invited Talk: Qiang Li, TUHH
	15:30	2094	Invited Talk: Jérémy Perret, Europractice/CIME-P
	16:00	2095A	Session 13A: Power Circuits II
	16:00	2094	Session 13B: Biomedical Circuits and Systems I
	19:00		Gala Dinner @ SOLAR Berlin Sky-Bar & Restaurant (until approx. 01:00)
Wednesday, September 23	09:00	2094	Invited Talk: Jean-Christophe Vial, TSMC
	09:30	2094	Invited Talk: Sven Beyer, GlobalFoundries
	10:00	2094	Invited Talk: Ivan Fabiano, Marvell
	10:40	2093	Coffee Break
	11:00	2094	Session 16A: Signal Converters and ADCs
	11:00	2095A	Session 16B: Analog Circuits II
	13:00	2093	Lunch
	15:00	2095A	Session 17A: CAD
	15:00	2094	Session 17B: Biomedical Circuits and Systems II
	17:00	2094	Awards Ceremony & Closing Session



Invited Talks (Room 2094)

	Time	Event
Monday, September 21	09:15	Invited Talk: Next-Generation Connectivity: Evaluating Copper and Optical Interconnects at 400G, <i>Halil Cirit, Meta</i>
	10:00	Invited Talk: Powering the Intelligent Future: Semiconductors, Innovation Ecosystems and the Next Generation of Talent, <i>Uwe Gäbler, Infineon</i>
	15:00	Invited Talk: Siemens EDA for Modern IC Development: Portfolio, AI, and Customer Silicon Proven Success, <i>Souha Hassine, Siemens EDA</i>
	15:30	Invited Talk: Advancing Next-Generation Communication and Sensing Systems with SiGe BiCMOS Technology, <i>Jidan Al-Eryani, IHP Solutions</i>
Tuesday, September 22	09:00	Invited Talk: Advances towards Efficient High-Resolution Incremental ADCs, <i>Maurits Ortmanns, Uni Ulm</i>
	09:40	Invited Talk: SerDes Challenges in the Era of AI, <i>Emanuele Depaoli, Synopsys</i>
	10:10	Invited Talk: Unified Photonic Design for AI-Driven Data Centers: From PIC Design to System-Level Validation, <i>Harald Devos, Keysight</i>
	15:00	Invited Talk: Handcrafting Analog Design – in an age of extensive digital, AI, and agile integration, <i>Qiang Li, TUHH</i>
	15:30	Invited Talk: Europractice ClassIC, <i>Jérémy Perret, Europractice/CIME-P</i>
Wednesday, September 23	09:00	Invited Talk: TSMC Europe Design Center, <i>Jean-Christophe Vial, TSMC</i>
	09:30	Invited Talk: Quantum Computing: From a Vision of the 1980s to a Potentially World-Changing Technology, <i>Sven Beyer, GlobalFoundries</i>
	10:00	Invited Talk: Marvell Technology - Company presentation, <i>Ivan Fabiano, Marvell</i>



#WeAreIn

to create tiny chips
and big careers.

Are you in?



Join us
[Infineon.com/jobs-dresden](https://www.infineon.com/jobs-dresden)





Monday, September 21 - 18:30-21:30

Welcome Reception : River Dinner Cruise




Boat: ***MS Spreekrone***

Tour: ***City tour featuring Berlin's highlights: Schloss Bellevue, Haus der Kulturen der Welt, Bundeskanzleramt, Hauptbahnhof, Reichstag, Museumsinsel, Berliner Dom, Berliner Stadtschloss, Fernsehturm, Rotes Rathaus, Nikolaiviertel, Mühlendamm Schleuse, East Side Gallery, Uber Arena, Oberbaumbrücke, Treptowers with the Molecule Man.***

Location (Boarding):

***Reichstagufer 18, 10117 Berlin
(in front of Tränenpalast)
<https://www.reedereiwinkler.de/en/>***

<https://maps.app.goo.gl/wLNTym69rC7Fu3Ee8>





Engineer the Future with Us

ABOUT SYNOPSYS PAVIA

Since 2021, Synopsys Pavia team has been quickly growing with an efficient mix of senior and fresh graduated engineers, that has allowed the team to take on increased ownership and responsibilities over time.

OPPORTUNITIES

Focus of the Pavia site is all in the IC design space:

- **High-speed serial interface IP**, up to **400Gbps rate**, with the State-of-the-art advanced technologies (Fin-FET, GAA-FET)
- With the help of the **Synopsys EDA tools**, now empowered by the powerful guidance of **Artificial Intelligence**, the team is delivering high quality IPs to multiple Tier1 customers



Analog Design



Digital Design



Digital Verification



Analog Layout and PnR



Lab Testing



FW Development



Join our team! ➔





Tuesday, September 22 - 19:00-01:00

Gala Dinner @ SOLAR Berlin Sky-Bar & Restaurant



Restaurant:

SOLAR Berlin Sky-Bar & Restaurant


Info: ***Stylish rooftop restaurant and bar offering contemporary international cuisine, creative drinks, and panoramic views of the city's skyline***

Location:

***Stresemannstrasse 76, 10963 Berlin
(inner courtyard)***

<https://www.solarberlin.com/>


<https://maps.app.goo.gl/99ZLjxE7BgJUY4Sk7>





At Marvell, everyone has an important role to play

Accelerated Infrastructure for the AI Era



Custom Compute

XPU and XPU-attach



Interconnect

PAM, coherent, coherent-lite, and, PCIe retimers
AEC DSPs, DCI modules, TIAs, drivers



Network Switching

Switches for scale-up and scale-out fabrics

About Marvell

- Fabless semiconductor company
- Innovating since 1995
- 10,000+ patents worldwide
- Global presence in 20 countries
- Research and development centers located in USA, Israel, India, Vietnam, Argentina, Italy, Canada, Germany, and China
- Focused on excellence in Engineering with 85% of employees in technical roles



Join our award-winning team today!

We're hiring at our Pavia, Italy, site.

Scan QR code to view these open positions.

Join our team

Build best-in-class technology, and solve for tomorrow's challenges.



Our People, Our Culture, Our Technology

We are passionate about people who love technology. We have a diverse employee population ranging from entry level individuals to experienced professionals. Our leadership team believes in transparency and creating an environment for all to succeed. At Marvell, you will solve challenges and build best in class solutions, developing essential technology now and into the future.

Our Programs Offer

- Hands-on experience working on cutting-edge projects and solutioning complex business problems that will be used in final product deliverables
- A network of support including mentors and managers to help foster skills development
- Programming such as community-building events and executive speaker series to connect you with key leaders across the organization
- Eligibility for a variety of benefits as well as competitive compensation

About Marvell Pavia

- Largest SerDes design center in Europe located in Pavia
- Focused on engineering excellence with 90+ engineers in Analog, Digital, System, Firmware, Validation and Application
- Technology: 3nm FinFET and 2nm GAAFet; TSMC direct technology access
- Best-in-class Lab: 200Gbit/s ready, towards 400Gbit/s ; High capacity in RF testing up to 67GHz



Join our award-winning team today!

We're hiring at our Pavia, Italy, site.

Scan QR code to view these open positions.



**Monday, September 21 - Session 5A - 11:00-13:00 - Room 2095A****Analog Circuits I - Chair: Maurits Ortmanns**

Mon - 11:00 5A - 2095A	Design of 180 GBit/s Multiplexers in BiCMOS <i>Maximilian Froitzheim, Marco Gunia, Ronny Henker and Frank Ellinger</i>
Mon - 11:20 5A - 2095A	Compact Distributed Amplifier Design using Nested Inductor Structures <i>Firat Adsan and Mustafa Berke Yelten</i>
Mon - 11:40 5A - 2095A	4th order voltage mode analog filter based on current mode processing in 65nm CMOS technology <i>Rufus Joseph Fernandes, Marco Demicheli and Stefano D'Amico</i>
Mon - 12:00 5A - 2095A	A 2 V, 60.8-dB Gain, Three-Stage Fully Differential OTA in 0.6- μ m IGZO Flexible Technology <i>Marco Privitera, Angelo Alaimo, Salvatore Ferula and Gianluca Giustolisi</i>
Mon - 12:20 5A - 2095A	A Mismatch Robust OTA Back-Gate Gain Boosting Technique in 22nm FDSOI CMOS <i>Jan Remy, Marcel Runge and Friedel Gerfers</i>
Mon - 12:40 5A - 2095A	A Re-Configurable Interface Buffer for a 32-Channel Back-End ADC ASIC for X-Ray Detector Read-Out in Space Applications <i>Jacopo Giani, Marco Tambussi, Marco Grassi and Piero Malcovati</i>

Monday, September 21 - Session 5B - 11:00-13:00 - Room 2094**RF Circuits I - Chair: Corrado Carta**

Mon - 11:00 5B - 2094	Nonlinear Distortion Analysis of Pulling Effects in Phased Arrays <i>Samad Ashfaq, Zeeshan Siddiqui, Bilal Khan, Timo Rahkonen, Aarno Pärssinen and Janne P. Aikio</i>
Mon - 11:20 5B - 2094	A Modular Secondary FMCW Radar at 5.8 GHz Using Commercial Off-the-Shelf Components <i>Fabian Schillig, Marco Gunia, Nils Mohr and Frank Ellinger</i>
Mon - 11:40 5B - 2094	A Compact 2x2 Planar Antenna Array for D-Band Antenna-in-Package Systems <i>Ettore Nocetti, Andrea Michel, Francesco Filice, Giovanni Mangraviti, Daniel Schlick, Annette Schnettelker and Sergio Saponara</i>
Mon - 12:00 5B - 2094	V-Band Active Reconfigurable Intelligent Surfaces Steering Capabilities Based on a Si-Ge HBT Reflection Amplifier Cell <i>Giovanni Lasagni, Andrea Malignaggi, Monica Righini, Marco Badii, Stefano Maddio, Giovanni Collodi, Corrado Carta and Alessandro Cidronali</i>
Mon - 12:20 5B - 2094	Design of a Broadband 23–40 GHz (Ka-Band) Low-Noise Amplifier Using Partial Interstage Coupling <i>Peiman Parand, Patrick Ettore Longhi, Sergio Colangeli, Walter Ciccognani, Antonio Serino, Mohammad Alibakhshikenari and Ernesto Limiti</i>
Mon - 12:40 5B - 2094	Comparison Between Balanced and Doherty Power Amplifier for Discrete GaN Base Station Designs <i>Robert Krämer, Maximilian Gottfried Becker, Jens Wagner and Frank Ellinger</i>

**Monday, September 21 - Session 5C - 11:00-13:00 - Room 2095B****Neural Networks and ML I** - Chair: **Alessio Antolini**

Mon - 11:00 5C - 2095B	Wavelet Transform Analysis for Radar and Telecommunication Signal Classification Using Deep Neural Networks <i>Félix David Suarez Bonilla, Gustavo Liñán-Cembrano and Jose M. de la Rosa</i>
Mon - 11:20 5C - 2095B	A Standalone MATLAB Framework for Error-Aware Evaluation of Analog In-Memory Matrix–Vector Multiplication <i>Filippo Maria Ferrari, Alessandro Cabrini, Riccardo Zurla and Marco Pasotti</i>
Mon - 11:40 5C - 2095B	Variance-Aware Multi-State Energy-Constrained Neural Architecture Search for Edge Intelligence <i>Hiba Al Youssef, Mohamad Raad, Maurizio Valle and Ali Ibrahim</i>
Mon - 12:00 5C - 2095B	Design and Implementation of a RISC-V-based FPGA SoC for CNN Acceleration Using the FPG-AI Framework <i>Andrea Monorchio, Tommaso Bocchi, Pietro Nannipieri and Luca Fanucci</i>
Mon - 12:20 5C - 2095B	Machine Learning–Driven Synthesis Flow Optimization for a CORDIC Circuit <i>Sara Awada, Mohamad Raad, Maurizio Valle and Ali Ibrahim</i>
Mon - 12:40 5C - 2095B	Integration of non-volatile Programmability in Schottky Barrier FETs via a Floating-Bottom-Gate using double-SOI substrates <i>Lisa Tellis, Giulio Galderisi, Christoph Beyer, Katrin Pingen, Eduardo Sergio Oliveros-Mata, Rene Hübner, Shengqiang Zhou, Thomas Mikolajick and Jens Trommer</i>

Monday, September 21 - Session 7A - 16:00-17:40 - Room 2095A**Digital Circuits and Systems** - Chair: **Tobias Kaiser**

Mon - 16:00 7A - 2095A	Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core <i>Benjamin Hubinet, Pierre-Alain Moëllic, Olivier Savry, Olivier Potin and Jean-Baptiste Rigaud</i>
Mon - 16:20 7A - 2095A	Advantages of Keeper Splitting in Domino Logic <i>Antonio Manno and Gaetano Palumbo</i>
Mon - 16:40 7A - 2095A	Design of a low-power floating-point Multiply-and-add unit with approximate arithmetic <i>Matteo Sommella, Gennaro Di Meo, Luca Tegazzini, Davide De Caro and Antonio Strollo</i>
Mon - 17:00 7A - 2095A	Design of power-efficient memory buffers for FFT processors based on SDF architecture <i>Camillo Perna, Gennaro Di Meo, Davide De Caro and Antonio Strollo</i>
Mon - 17:20 7A - 2095A	A Comparative Study on Majority-Voting Based Noise Reduction in Physically Unclonable Function <i>Bjoern Driemeyer, Jonathan Ungethuem, Luis Kraus and Maurits Ortmanns</i>

**Monday, September 21 - Session 7B - 16:00-18:00 - Room 2095B****Power Circuits I** - Chair: **Marcel Runge**

Mon - 16:00 7B - 2095B	Performance Trade-offs in GaN-on-SOI UVLOs <i>Paul-Catalin Medinceanu, Florin-Silviu Dumitru and Marius Enachescu</i>
Mon - 16:20 7B - 2095B	A Dual-Function Gate Driver Supply and Cfly Balancing Architecture for 3-Level FCML Converters <i>Ferdinand Pieper, Jens Otten and Bernhard Wicht</i>
Mon - 16:40 7B - 2095B	A 1 A Buck Converter with Enhanced Soft-Start and Supply Isolation for Integrated GNSS Receivers in 40 nm CMOS technology <i>Adam Borkowski, Krzysztof Siwiec and Daniel Pietron</i>
Mon - 17:00 7B - 2095B	Characterization and Compact Model Parameter Extraction of a 70 nm GaN HEMT for Large-Signal Operation <i>Marc Günter, Brandon Oubre, Ingmar Kallfass and Philipp Neininger</i>
Mon - 17:20 7B - 2095B	Optimization of Resonant Avalanche Effect in Trench Field Plate MOSFETs for Voltage Regulators <i>Giorgio Eliseo, Ciro Scognamillo, Jaume Roig Guitart, Petr Betak, Antonio Pio Catalano, Francesco Maria De Paola, Dean Probst, Vincenzo D'Alessandro and James Victory</i>
Mon - 17:40 7B - 2095B	Efficient Data-Driven Macro Model for Power MOSFET Simulation <i>Tudor Cristian Haraga, Gheorghe Pristavu, Mihai Craciun, Florin Drăghici and Gheorghe Brezeanu</i>

Monday, September 21 - Session 7C - 16:00-18:00 - Room 2094**Sensors and Imagers** - Chair: **Corrado Carta**

Mon - 16:00 7C - 2094	Accurate Dark Current Control in Silicon Photomultipliers for Low-Light Biosensing <i>Domenico Corso, Simone Stivala, Sebania Libertino and Salvatore Pennisi</i>
Mon - 16:20 7C - 2094	A Time and Energy Resolving Fully Depleted MAPS for Space-Based Gamma-Ray Telescopes <i>Matteo Barbagiovanni, Marco Mandurrino, Manuel Da Rocha Rolo and Angelo Rivetti</i>
Mon - 16:40 7C - 2094	Pixel Level Analog Architecture of a Mixed-Signal ASIC with Sub-100 ps SPTR and 100-PE Dynamic Range Designed for Cryogenic SiPMs Readout <i>Sofia Blua, Stefano Durando and Valerio Pagliarino</i>
Mon - 17:00 7C - 2094	Electrohydrodynamic printing for controlled material deposition on MEMS-based gas sensors <i>Giada Bombardelli, Pietro Tosato, Matteo Valt, Luisa Petti and Andrea Gaiardo</i>
Mon - 17:20 7C - 2094	Sensing Interface Concepts for Piezoelectric MEMS Mirrors <i>Martin Ebetshuber, Franz Darrer and Wolfgang Pribyl</i>
Mon - 17:40 7C - 2094	A 186Gbit/s Transimpedance Amplifier for PAM8 Optical Signal Detection in 22nm FDSOI CMOS <i>Jendrik Kellermann</i>

PRIME 2026



CONNECTING INNOVATION TO INDUSTRY

IHP Solutions – a 100% subsidiary of IHP research institute - was founded in 2015 focusing on commercial services for industrial customers, technology transfer and supporting start-ups.



OUR EXPERTISE - YOUR ADVANTAGE



ASIC DESIGN

End-to-end ASIC design services from specification to tape-out in advanced nodes



RF & MIXED SIGNAL

High-performance RF, mmWave and mixed-signal ICs for communication, radar and sensing applications.



SiGe TECHNOLOGY

Leading SiGe BiCMOS technology for high-speed, low-power and high-frequency applications.



IP BLOCKS

Proven IP blocks and design kits to accelerate development and reduce time-to-market.



FROM IDEA TO IMPACT

Strong partnerships with research institutes and industry leaders worldwide.



MEET US AT PRIME 2026

Connect with our experts and explore how we can accelerate your next innovation.



FOLLOW FOR MORE

Scan the QR code to connect with us on LinkedIn for the latest updates.



www.ihp-solutions.com



info@ihp-solutions.com



Im Technologiepark 7
15236 Frankfurt (Oder)

**Tuesday, September 22** - Session 11A - 11:00-12:40 - Room 2095A**Neural Networks and ML II** - Chair: **Alessio Antolini**

Tue - 11:00 11A - 2095A	Differential Programming Scheme to Improve Weight Retention in PCM-based AIMC Systems <i>Francesco Zavalloni, Lorenzo Greco, Andrea Lico, Marco Pasotti, Eleonora Scarselli Franchi and Alessio Antolini</i>
Tue - 11:20 11A - 2095A	An Energy-Efficient Analog IC Artificial Neural Network Architecture for Hepatitis Prediction <i>Maximos Ioannis Tryfonas, Andreas Papathanasiou, Vassilis Alimisis, Vasileios Moustakas, Alak Majumder and Paul P. Sotiriadis</i>
Tue - 11:40 11A - 2095A	A Power-Efficient Analog Integrated Nearest Centroid Classifier Architecture for Heart Attack Prediction <i>Marianthi Metaxaki, Vassilis Alimisis, Andreas Papathanasiou, Vasileios Moustakas and Paul P. Sotiriadis</i>
Tue - 12:00 11A - 2095A	Precision-Scalable Systolic Arrays for ML <i>Edward Manca, Lorenzo Lagostina, Luciano Lavagno and Mario R. Casu</i>
Tue - 12:20 11A - 2095A	Nonlinear Modeling and Analysis of a CCO-Based ADC for AIMC Applications <i>Minghao Hu</i>

Tuesday, September 22 - Session 11B - 11:00-12:40 - Room 2094**RF Circuits II** - Chair: **Vadim Issakov**


Tue - 11:00 11B - 2094	A Low-Power 60-GHz CMOS LNA for OOK Receiver Applications <i>Minoo Eghtesadi, Andrea Ballo, Manfredi Caruso, Salvatore Pennisi, Gianluca Giustolisi and Egidio Ragonese</i>
Tue - 11:20 11B - 2094	A Low-Power Q-band MMIC Active Reflective Intelligent Surface Front-End Cell in 130 nm SiGe BiCMOS Technology <i>Lorenzo Casciotti, Ethan Bernardini, Giulio Brancali, Giacomo Schiavolini, Giulia Orecchini, Maurizio Burla and Federico Alimenti</i>
Tue - 11:40 11B - 2094	D-Band Phased-Array Active Antenna: Scalable Microelectronic Module for the sub-THz Era <i>Nicolò Moroni, Adrian Gomez-Torrent, Kristófer Kristinsson, Christoph Herold, Nina Johansson, Alper Karakuzulu, Nuria del Castillo Iniesta, Karthik Krishnegowda, Andrea Malignaggi, Bernhard Beuerle, James Campion and Corrado Carta</i>
Tue - 12:00 11B - 2094	A Compact 5-30 GHz Active Down-Conversion Mixer in 0.13 μ m SiGe BiCMOS <i>Axel Engelhardt, Paulo Oliveira, Hans-Dieter Wohlmuth and Vadim Issakov</i>
Tue - 12:20 11B - 2094	A Current-Mode Cryogenic RF Transmitter for Direct Microcoil Drive in Diamond Spin Control Systems <i>Sogol Khanof, Khubaib Khan, Michal Kern and Jens Anders</i>

**Tuesday, September 22 - Session 13A - 16:00-17:00 - Room 2095A****Power Circuits II - Chair: *Andreas Wentzel***

Tue - 16:00 13A - 2095A	High-Frequency Receiver Design with 100 V/ns CMTI for a Galvanically Isolated Gate Driver with Capacitive Coupling <i>Daide Gorla, Igor Ullmann, Piero Malcovati and Andrea Baschirotto</i>
Tue - 16:20 13A - 2095A	Analysis of an Integrated Resonant Gate Driver Architecture Using Bond-Wire Inductance for Bidirectional Charge Transfer <i>Saurabh Kale, Christoph Hillmer and Bernhard Wicht</i>
Tue - 16:40 13A - 2095A	Low-Side Integrated Current-Mode Gate Driver for SiC MOSFETs: Predictable Slew-Rate Control Across Operating Conditions <i>Andrea Agostinelli, Andrea Baschirotto, Piero Malcovati, Eleonora Mandelli and Claudio Villani</i>

Tuesday, September 22 - Session 13B - 16:00-17:40 - Room 2094**Biomedical Circuits and Systems I - Chair: *Batuhan Sutbas***

Tue - 16:00 13B - 2094	Embedded Front-End Architecture for Portable Photoacoustic Breath-Biomarker Sensing <i>Ali Marzdar, Daniele Goldoni, Marco Muzzarelli, Giovanni Gibertoni, Piero Malcovati, Marco Grassi, Enza Panzardi, Marco Mugnaini and Luigi Rovati</i>
Tue - 16:20 13B - 2094	Three sEMG Active Electrodes based on the Composite CCII Current-Mode Approach <i>Carla Caruso, Alfio Dario Grasso and Gaetano Palumbo</i>
Tue - 16:40 13B - 2094	Harmmonai: A Silicon-Proven, Systolic Array-based CNN Accelerator for Mature Edge-AI Nodes <i>André L. Chinazzo, Oliver Schrape, Florian Frankreiter, Anselm Breitenreiter, Leticia M. Bolzani Pöhls and Milos Krstic</i>
Tue - 17:00 13B - 2094	A Fully Differential Dual Regulated-Cascode Analog Front-End with Active Excitation <i>Christian Kogler, Christian Hambeck and Wolfgang Pribyl</i>
Tue - 17:20 13B - 2094	A Discrete-Time Wide-Band DC servo loop for BIA/BIS Current Generators <i>Simone Contardi, Francesco Gagliardi, Iacopo Nannipieri, Massimo Piotto and Paolo Bruschi</i>



EDA Solutions is Siemens EDA's European IC design solution partner

Providing commercial flexibility and hands-on support
for integrated, full-flow design solutions that are
powerful and easy to customize to your environment

eda-solutions.com

More
information



from software to silicon

EDA
SOLUTIONS

**Wednesday, September 23 - Session 16A - 11:00-13:00 - Room 2094****Signal Converters and ADCs** - Chair: **Philip Ostrovskyy**

Wed - 11:00 16A - 2094	A 6-to-14-bit Resolution SAR ADC with Adaptive Noise Shaping up to 100 MS/s for Automotive Voltage Monitoring: System-Level Modeling <i>Daide Trombin, Antonio Aprile, Marco Faricelli, Andreas Fugger, Edoardo Bonizzoni and Piero Malcovati</i>
Wed - 11:20 16A - 2094	Systematic SQNR Loss in Continuous-Time Extended-Counting Incremental Delta-Sigma ADCs <i>Elias Ruopp, John Kauffman and Maurits Ortmanns</i>
Wed - 11:40 16A - 2094	Low-Complexity Tri-Level DEM Techniques for 5-Level Continuous-Time Delta-Sigma ADCs <i>Kaixin Tang, Jesko Flemming, Bernhard Wicht and Pascal Witte</i>
Wed - 12:00 16A - 2094	A 14-GBaud/s SST DAC with Active Replica Hybrid and Inverter-Based CTLE for Full-Duplex Automotive Ethernet PHYs in 28-nm CMOS <i>Deduo Qiang</i>
Wed - 12:20 16A - 2094	An Eye-Opening Monitor for on-chip Evaluation of a 112 Gb/s Receiver Performance <i>Kamal Baghirli, Rashmi Gamkaranahalli, Andrea Mazzanti and Danilo Manstretta</i>
Wed - 12:40 16A - 2094	CMOS-compatible design of diodes-based triangle-to-sine signal converter for high frequency <i>Ming Zhang and Nicolas Llaser</i>

Wednesday, September 23 - Session 16B - 11:00-13:00 - Room 2095A**Analog Circuits II** - Chair: **Paul Sotiriadis**

Wed - 11:00 16B - 2095A	A Differential-Input VCI with Integrated Current Subtraction for Analog Signal Processing <i>Riccardo Olivieri, Paolo Esposito, Gianluca Barile, Vincenzo Stornelli and Giuseppe Ferri</i>
Wed - 11:20 16B - 2095A	The gm Enhancement and Noise Reduction Techniques for LDO with 100 mA and 3.95 fs <i>Amit Kumar and Hitesh Shrimali</i>
Wed - 11:40 16B - 2095A	Investigation of parallel-connected transistors for high linearity and desensitization <i>Shikha Swaroop Sharma, Swati Sharma, Sergio Colangeli, Walter Ciccognani, Patrick E. Longhi and Ernesto Limiti</i>
Wed - 12:00 16B - 2095A	A Sample and Long-Hold Architecture Featuring Leakage Minimization for Bandgap Applications <i>Marco Catania</i>
Wed - 12:20 16B - 2095A	Cross-Coupled Input Stage for Low-Voltage OTAs with Extended ICMR <i>Victor Marco</i>
Wed - 12:40 16B - 2095A	A Varactor-Tuned Ultra-Wideband Monocycle Pulse Generator Using Discrete CMOS Logic Gates <i>Teoman Bendeguz Şen, Emre Toker, Ömer Baran Peker and Okan Zafer Batur</i>

**Wednesday, September 23** - Session 17A - 15:00-16:00 - Room 2095A**CAD** - Chair: **Tobias Kaiser**

Wed - 15:00 17A - 2095A	Finite Element TCAD Modelling of Conduction in Polycrystalline SnO ₂ Gas Sensors with Experimental Validation <i>Nicola Carbonetta, Yuri Ardesi, Matteo Valt, Andrea Gaiardo and Gianluca Piccinini</i>
Wed - 15:20 17A - 2095A	Multiphysics Modeling of a Si _{0.33} Ge _{0.665} Sn _{0.005} Reconfigurable Field-Effect Transistor <i>Duru Bozkurt, Andrea Malignaggi, Ignatii Zaitsev, Costanza Lucia Manganelli and Corrado Carta</i>
Wed - 15:40 17A - 2095A	Template-Based Analog Layout Automation with Flexible Routing and Technology Portability <i>Danish Kaleem Ansari, Giovanni Capodivacca and Andrea Baschirotto</i>

Wednesday, September 23 - Session 17B - 15:00-16:40 - Room 2094**Biomedical Circuits and Systems II** - Chair: **Batuhan Sutbas**

Wed - 15:00 17B - 2094	Third-Harmonic-Enabled Reduction of Smoothing Capacitor in Inductive Biomedical Power Links <i>Dominik Fritsch, Nicolas Graber, Alina Kohler, Annika Zanker and Maurits Ortmanns</i>
Wed - 15:20 17B - 2094	A Bluetooth Low Energy Bidirectional Link for Peripheral Nerve Interfaces <i>Stefano Concadoro, Andrea Dentis, Letizia Cantore, Danilo Demarchi and Paolo Motto Ros</i>
Wed - 15:40 17B - 2094	An Indirect Approach for Continuous and Non-Invasive Monitoring of Lactate <i>Hamidreza Rahimi, Markus Marandi, Alfonso Herrera Rodriguez and Saul Rodriguez</i>
Wed - 16:00 17B - 2094	Optimizing CNN-based EEG Motor Imagery Classification on FPGA through SW-HW Co-design <i>Tuan-Anh Tran and Cong-Kha Pham</i>
Wed - 16:20 17B - 2094	Design of Lock-In Amplifier ASIC and Wireless Sensor Node Analysis in Fluidized Bed Granulators <i>Anupam Kumar Hari Kumar</i>



General Information

Registration & Help Desk Opening Hours (Löwen Lounge)

Monday 21 September 08:00 - 17:00

Tuesday 22 September 08:00 - 17:00

Badges

Conference badges must be worn at all times

Language

The official language is English

Proceedings

Conference papers will be available on IEEE Xplore after the Conference

Best Paper Awards

Awards will be presented at the Awards Ceremony & Closing Session

Organizing Committee

Friedel Gerfers, General Co-Chair, Technische Universität Berlin, Germany

Corrado Carta, General Co-Chair, IHP, Germany

Marcel Runge, Technical Program Committee Co-Chair, Technische Universität Berlin, Germany

Paul Sotiriadis, Technical Program Committee Co-Chair, University of Athens, Greece

Philipp Scholz, Finance Chair, Technische Universität Berlin, Germany

Pascal Witte, Publications Chair, Hochschule Hannover, Germany

Maurits Ortmanns, Publicity Co-Chair, Ulm University, Germany

Jens Anders, Publicity Co-Chair, University of Stuttgart, Germany

Edoardo Bonizzoni, Publicity Co-Chair, University of Pavia, Italy

Bhaskar Choubey, WiCAS/YPCAS/DEICAS Chair, University of Siegen, Germany

Andreas Wentzel, FBH, Leibniz-Institut für Höchstfrequenztechnik, Germany

Stefano D'Amico, International Liaison Co-Chair, Università del Salento, Italy

Steering Committee

Franco Maloberti, University of Pavia, Italy

Catherine Dehollain, EPFL, Switzerland

Alberto Gola, Power Integrations, Switzerland

Bernd Deutschmann, TU Graz, Austria

Elena Blokhina, University College Dublin, Ireland

Gunhan Dundar, Bogazici University, Turkey

Ravinder Dahiya, Northeastern University, US

Nuno Horta, University of Lisbon, Portugal

Salvatore Pennisi, University of Catania, Italy

Sandro Carrara, EPFL, Switzerland

Edoardo Bonizzoni, University of Pavia, Italy

Julius Georgiou, University of Cyprus, Cyprus

Matteo Pisati, Synopsys, Italy

Conference Supporters

Yvonne Schoknecht, Technische Universität Berlin, Germany

Lea Stepczynski, TUB/CO GmbH TU Berlin Corporate, Germany

Staff of Mixed Signal Circuit Design Group, Technische Universität Berlin, Germany

... and many more. Thank you!

Image sources

p.1: P.Scholz, AI; p.2: C.Wolf www.c-w-design.de; p.7: P.Scholz | Reederei Winkler;

p.8: www.flickr.com/photos/abbilder/53771784998/; p.9: SOLAR Berlin Sky-Bar & Restaurant;

Ad pages: Corresponding sponsors

Design, layout of program guide: P.Scholz